supercomputer systems grows steadily as we transition from petascale to exascale. Today's petascale systems range from several thousands to tens of thousands of processing nodes. Exascale systems are expected to push the limit even further, with several hundreds of thousands of nodes and millions of computing cores. This extremely large component count poses daunting challenges to interconnection network designers.
The high-performance interconnection network design is a complex multidimensional space. The first obvious requirement is performance. We expect these networks to deliver submicrosecond end-to-end latencies, hundreds of Gigabytes per second of local link bandwidth combined with high global bisection bandwidth. But the designer must achieve these performance targets under demanding physical, architectural, technological, and economical constraints. The network routers have tight power budgets, and can be either integrated within the processing nodes to provide better communication performance or can be embedded in stand-alone routing switches. The network topology must obey strict wiring constraints when a large-scale, multirack supercomputer is deployed in a machine room. The network must be able to recover from different types of faults, using an arsenal of techniques from simple link retransmission to dynamic resource sparing and reallocation. The network interface also plays a central role and must be properly designed to match the network performance and functionality.
Although it's crucial to carefully study the leading network designs and experiences currently driving petascale architectures, it's also becoming more evident that no single country can drive such efforts in isolation. Hot Interconnects (HOTI) is an international conference that provides a unique forum for researchers and developers to discuss issues and experiences with the design and operation of large-scale interconnection networks.
This special issue presents improved and peer-reviewed versions of the best presentations of the 2011 edition of HOTI, focusing on large-scale network design. ''Tianhe-1A Interconnect and MessagePassing Services'' by Min Xie et al. discusses the hardware and software design of the Chinese Tianhe-1A supercomputer, currently the second-fastest supercomputer in the Top 500 list (November 2011). The system consists of 7,168 compute nodes, each with two six-core Intel Xeon processors and an additional Nvidia GPU, thus posing very high demands on the communication bandwidth. The custom-designed network employs a fattree topology. The authors describe the network routing chip (NRC), network interface chip (NIC), and network topology. The article especially focuses on supporting the message passing interface (MPI) at large scale, including hardware support for offloading collective operations.
In ''The Tofu Interconnect,'' Yuichiro Ajima et al. contrast several interesting design tradeoffs faced during the design of Fujitsu's Torus Fusion (Tofu) Interconnect. The network employs an unusual six-dimensional torus topology and has additional support for high-speed barrier synchronization and for other reduction operations. The interconnect has been demonstrated to work with more than 80,000 nodes. This system achieves almost 10 petaflops per second with an impressive 93 percent peak flop rate on High Performance Linpack (HPL) using more than 700,000 cores, rightfully claiming the number one position on the current Top 500 list. The article describes in detail the Tofu network interface (TNI) and network router (TNR), both integrated on the same chip, and gives initial communication benchmark results.
''The IBM Blue Gene/Q Interconnection Fabric'' by Dong Chen et al. describes the design of the Blue Gene/Q interconnection network. This architecture is poised to scale to a peak performance of 20 petaflops per second and beyond. In addition to a very high message rate, an essential metric for exascale networks, the network also supports collective offload for application scalability. The network interface and router are integrated into the CPU chip and consume only 8 percent of the die area. Debugability and validation of the network primitives are essential during the network design, and this article provides insight on some of the techniques used to achieve both performance and reliability at scale. W e anticipate that many of the principles and techniques presented in this special issue will play an important role in the design of future large-scale network architectures. 
